M68HC11RM/AD
REV 3

# HC11

## M68HC11

REFERENCE
MANUAL

MOTOROLA

General Description 1
Pins and Connections 2
Configuration and Modes of Operation 3
On-Chip Memory 4
Resets and Interrupts 5
Central Processing Unit 6
Parallel Input/Output 7
Synchronous Serial Peripheral Interface 8
Asynchronous Serial Communications Interface 9
Main Timer and Real-Time Interrupt 10
Pulse Accumulator 11
Analog-To-Digital Converter System 12
Instruction Set Details A
Bootloader Listings B
Index I

# TABLE OF CONTENTS


| Paragraph Number | Title | Page Number |
|---|---|---|
| | **Section 1**<br>**General Description** | |
| 1.1 | General Description of the MC68HC11A8 | 1-1 |
| 1.2 | Programmer's Model | 1-2 |
| 1.3 | Product Derivatives | 1-4 |
| | **Section 2**<br>**Pins and Connections** | |
| 2.1 | Packages and Pin Names | 2-1 |
| 2.1.1 | MC68HC11A8 | 2-1 |
| 2.1.2 | MC68HC11D3/711D3 | 2-3 |
| 2.1.3 | MC68HC11E9/711E9 | 2-4 |
| 2.1.4 | MC68HC811E2 Pin Assignments (48-Pin DIP) | 2-5 |
| 2.1.5 | MC68HC11F1 | 2-6 |
| 2.1.6 | MC68HC24 Port Replacement Unit | 2-6 |
| 2.2 | Pin Descriptions | 2-8 |
| 2.2.1 | Power-Supply Pins ($V_{DD}$ and $V_{SS}$) | 2-8 |
| 2.2.2 | Mode Select Pins (MODB/$V_{STBY}$ and MODA/$\overline{LIR}$) | 2-9 |
| 2.2.3 | Crystal Oscillator and Clock Pins (EXTAL, XTAL, and E) | 2-11 |
| 2.2.4 | Crystal Oscillator Application Information | 2-15 |
| 2.2.4.1 | Crystals for Parallel Resonance | 2-15 |
| 2.2.4.2 | Using Crystal Oscillator Outputs | 2-15 |
| 2.2.4.3 | Using External Oscillator | 2-15 |
| 2.2.4.4 | AT-Strip Versus AT-Cut Crystals | 2-16 |
| 2.2.5 | Reset Pin ($\overline{Reset}$) | 2-16 |
| 2.2.6 | Interrupt Pins ($\overline{XIRQ}$, $\overline{IRQ}$) | 2-17 |
| 2.2.7 | A/D Reference and Port E Pins ($V_{REFL}$, $V_{REFH}$, PE7–PE0) | 2-18 |
| 2.2.8 | Timer Port A Pins | 2-19 |
| 2.2.9 | Serial Port D Pins | 2-19 |
| 2.2.10 | Ports B and C, STRA, and STRB Pins | 2-19 |
| 2.3 | Termination of Unused Pins | 2-21 |
| 2.4 | Avoidance of Pin Damage | 2-22 |
| 2.4.1 | Zap and Latchup | 2-23 |
| 2.4.2 | Protective Interface Circuits | 2-24 |
| 2.4.3 | Internal Circuitry — Digital Input-Only Pin | 2-24 |
| 2.4.4 | Internal Circuitry — Analog Input-Only Pin | 2-25 |
| 2.4.5 | Internal Circuitry — Digital I/O Pin | 2-27 |
| 2.4.6 | Internal Circuitry — Input/Open-Drain-Output Pin | 2-27 |
| 2.4.7 | Internal Circuitry — Digital Output-Only Pin | 2-28 |
| 2.4.8 | Internal Circuitry — MODB/$V_{STBY}$ Pin | 2-29 |
| 2.4.9 | Internal Circuitry — $\overline{IRQ}$/$V_{PPBULK}$ Pin | 2-30 |
| 2.5 | Typical Single-Chip-Mode System Connections | 2-30 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 2.6 | Typical Expanded-Mode-System Connections | 2-32 |
| 2.7 | System Development and Debug Features | 2-35 |
| 2.7.1 | Load Instruction Register ($\overline{\text{LIR}}$) | 2-35 |
| 2.7.2 | Internal Read Visibility (IRV) | 2-35 |
| 2.7.3 | MC68HC24 Port Replacement Unit | 2-36 |
| | **Section 3 Configuration and Modes of Operation** | |
| 3.1 | Hardware Mode Selection | 3-1 |
| 3.1.1 | Hardware Mode Select Pins | 3-2 |
| 3.1.2 | Mode Control Bits in the HPRIO Register | 3-2 |
| 3.2 | EEPROM-Based Config Register | 3-3 |
| 3.2.1 | Operation of CONFIG Mechanism | 3-3 |
| 3.2.2 | The CONFIG Register | 3-4 |
| 3.3 | Protected Control Register Bits | 3-6 |
| 3.3.1 | RAM and I/O Mapping Register (INIT) | 3-6 |
| 3.3.2 | Protected Control Bits in the TMSK2 Register | 3-8 |
| 3.3.3 | Protected Control Bits in the OPTION Register | 3-8 |
| 3.4 | Normal MCU Operating Modes | 3-10 |
| 3.4.1 | Normal Single-Chip Mode | 3-10 |
| 3.4.2 | Normal Expanded Mode | 3-10 |
| 3.5 | Special MCU Operating Modes | 3-11 |
| 3.5.1 | Testing Functions Control Register (TEST1) | 3-11 |
| 3.5.2 | Test-Related Control Bits in the Baud Register | 3-13 |
| 3.5.3 | Special Test Mode | 3-14 |
| 3.5.4 | Special Bootstrap Mode | 3-15 |
| 3.5.4.1 | Loading Programs in Bootstrap Mode | 3-15 |
| 3.5.4.2 | Executing User Programs in Bootstrap Mode | 3-16 |
| 3.5.4.3 | Using Interrupts in Bootstrap Mode | 3-17 |
| 3.5.4.4 | Bootloader Firmware Options | 3-17 |
| 3.6 | Test and Bootstrap Mode Applications | 3-18 |
| | **Section 4 On-Chip Memory** | |
| 4.1 | ROM | 4-1 |
| 4.2 | RAM | 4-2 |
| 4.2.1 | Remapping Using the INIT Register | 4-2 |
| 4.2.2 | RAM Standby | 4-3 |
| 4.3 | EEPROM | 4-4 |
| 4.3.1 | Logical and Physical Organization | 4-4 |
| 4.3.2 | Basic Operation of the EEPROM | 4-5 |
| 4.3.3 | Systems Operating below 2-MHz Bus Speed (E Clock) | 4-9 |
| 4.3.4 | EEPROM Programming Register (PPROG) | 4-10 |
| 4.3.5 | Programming/Erasing Procedures | 4-11 |
| 4.3.5.1 | Programming | 4-12 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 4.3.5.2 | Bulk Erase | 4-12 |
| 4.3.5.3 | Row Erase | 4-12 |
| 4.3.5.4 | BYTE Erase | 4-13 |
| 4.3.5.5 | CONFIG Register | 4-13 |
| 4.3.6 | Optional EEPROM Security Mode | 4-14 |
| 4.4 | EEPROM Application Information | 4-16 |
| 4.4.1 | Conditions and Practices To Avoid | 4-16 |
| 4.4.2 | Using EEPROM To Select Product Options | 4-17 |
| 4.4.3 | Using EEPROM for Setpoint and Calibration Information | 4-18 |
| 4.4.4 | Using EEPROM during Product Development | 4-19 |
| 4.4.5 | Logging Data | 4-19 |
| 4.4.6 | Self-Adjusting Systems using EEPROM | 4-19 |
| 4.4.7 | Software Methods to Extend Life Expectancy | 4-20 |
| | **Section 5** | |
| | **Resets and Interrupts** | |
| 5.1 | Initial Conditions Established During Reset | 5-1 |
| 5.1.1 | System Initial Conditions | 5-2 |
| 5.1.1.1 | CPU | 5-2 |
| 5.1.1.2 | Memory Map | 5-2 |
| 5.1.1.3 | Parallel I/O | 5-2 |
| 5.1.1.4 | Timer | 5-2 |
| 5.1.1.5 | Real-Time Interrupt | 5-3 |
| 5.1.1.6 | Pulse Accumulator | 5-3 |
| 5.1.1.7 | COP Watchdog | 5-3 |
| 5.1.1.8 | Serial Communications Interface (SCI) | 5-3 |
| 5.1.1.9 | Serial Peripheral Interface (SPI) | 5-3 |
| 5.1.1.10 | Analog-To-Digital (A/D) Converter | 5-3 |
| 5.1.1.11 | Other System Controls | 5-3 |
| 5.1.2 | CONFIG Register Allows Flexible Configuration | 5-4 |
| 5.1.3 | Mode of Operation Established | 5-4 |
| 5.1.4 | Program Counter Loaded with Reset Vector | 5-5 |
| 5.2 | Causes of Reset | 5-5 |
| 5.2.1 | Poweron Reset (POR) | 5-7 |
| 5.2.2 | COP Watchdog Timer Reset | 5-7 |
| 5.2.3 | Clock Monitor Reset | 5-9 |
| 5.2.4 | External Reset | 5-10 |
| 5.3 | Interrupt Process | 5-10 |
| 5.3.1 | Interrupt Recognition and Stacking Registers | 5-12 |
| 5.3.2 | Selecting Interrupt Vectors | 5-12 |
| 5.3.3 | Return from Interrupt | 5-19 |
| 5.4 | Nonmaskable Interrupts | 5-20 |
| 5.4.1 | Nonmaskable Interrupt Request ($\overline{\text{XIRQ}}$) | 5-20 |
| 5.4.2 | Illegal Opcode Fetch | 5-21 |
| 5.4.3 | Software Interrupt | 5-22 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 5.5 | Maskable Interrupts | 5-22 |
| 5.5.1 | I Bit in the Condition Code Register | 5-22 |
| 5.5.2 | Special Considerations for I-Bit-Related Instructions | 5-23 |
| 5.6 | Interrupt Request | 5-24 |
| 5.6.1 | Selecting Edge Triggering or Level Triggering | 5-24 |
| 5.6.2 | Sharing Vector with Handshake I/O Interrupts | 5-25 |
| 5.7 | Interrupts from Internal Peripheral Subsystems | 5-25 |
| 5.7.1 | Inhibiting Individual Sources | 5-25 |
| 5.7.2 | Clearing Interrupt Status Flag Bits | 5-26 |
| 5.7.3 | Automatic Clearing Mechanisms on Some Flags | 5-26 |
| | **Section 6 Central Processing Unit** | |
| 6.1 | Programmer's Model | 6-1 |
| 6.1.1 | Accumulators (A, B, and D) | 6-1 |
| 6.1.2 | Index Registers (X and Y) | 6-2 |
| 6.1.3 | Stack Pointer (SP) | 6-3 |
| 6.1.4 | Program Counter (PC) | 6-4 |
| 6.1.5 | Condition Code Register (CCR) | 6-4 |
| 6.2 | Addressing Modes | 6-6 |
| 6.2.1 | Immediate (IMM) | 6-6 |
| 6.2.2 | Extended (EXT) | 6-7 |
| 6.2.3 | Direct (DIR) | 6-8 |
| 6.2.4 | Indexed (INDX,INDY) | 6-9 |
| 6.2.5 | Inherent (INH) | 6-10 |
| 6.2.6 | Relative (REL) | 6-10 |
| 6.3 | M68HC11 Instruction Set | 6-11 |
| 6.3.1 | Accumulator and Memory Instructions | 6-11 |
| 6.3.1.1 | Loads, Stores, and Transfers | 6-12 |
| 6.3.1.2 | Arithmetic Operations | 6-13 |
| 6.3.1.3 | Multiply and Divide | 6-14 |
| 6.3.1.4 | Logical Operations | 6-14 |
| 6.3.1.5 | Data Testing and Bit Manipulation | 6-14 |
| 6.3.1.6 | Shifts and Rotates | 6-15 |
| 6.3.2 | Stack and Index Register Instructions | 6-16 |
| 6.3.3 | Condition Code Register Instructions | 6-17 |
| 6.3.4 | Program Control Instructions | 6-18 |
| 6.3.4.1 | Branches | 6-18 |
| 6.3.4.2 | Jumps | 6-19 |
| 6.3.4.3 | Subroutine Calls and Returns (BSR, JSR, RTS) | 6-19 |
| 6.3.4.4 | Interrupt Handling (RTI, SWI, WAI) | 6-19 |
| 6.3.4.5 | Miscellaneous (NOP, STOP, TEST) | 6-20 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| | **Section 7<br>Parallel Input/Output** | |
| 7.1 | Parallel I/O Overview | 7-1 |
| 7.2 | Parallel I/O Register and Control Bit Explanations | 7-3 |
| 7.2.1 | Port Registers | 7-4 |
| 7.2.2 | Data Direction Registers | 7-5 |
| 7.3 | Detailed I/O Pin Descriptions | 7-6 |
| 7.3.1 | Port A | 7-7 |
| 7.3.1.1 | PA2–PA0 (IC3–IC1) Pin Logic | 7-7 |
| 7.3.1.2 | PA6–PA3 (OC5–OC2) Pin Logic | 7-8 |
| 7.3.1.3 | PA7 (OC1,PAI) Pin Logic | 7-8 |
| 7.3.1.4 | Port A Idealized Timing | 7-11 |
| 7.3.2 | Port B | 7-11 |
| 7.3.2.1 | Port B Pin Logic | 7-12 |
| 7.3.2.2 | Port B Idealized Timing | 7-13 |
| 7.3.2.3 | Special Considerations for Port B on MC68HC24 PRU | 7-13 |
| 7.3.3 | R/$\overline{W}$ (STRB) Pin | 7-14 |
| 7.3.3.1 | R/$\overline{W}$ (STRB) Pin Logic | 7-14 |
| 7.3.3.2 | Special Considerations for STRB on MC68HC24 PRU | 7-15 |
| 7.3.4 | Port C | 7-16 |
| 7.3.4.1 | Port C Pin Logic for Expanded Modes | 7-16 |
| 7.3.4.2 | Summary of Port C Idealized Expanded-Mode Timing | 7-17 |
| 7.3.4.3 | Port C Single-Chip-Mode Pin Logic | 7-17 |
| 7.3.4.4 | Port C Idealized Single-Chip-Mode Timing | 7-21 |
| 7.3.4.5 | Special Considerations for Port C on MC68HC24 PRU | 7-22 |
| 7.3.5 | AS (STRA) Pin | 7-22 |
| 7.3.5.1 | AS STRA Pin Logic | 7-22 |
| 7.3.5.2 | Special Considerations for STRA on MC68HC24 PRU | 7-24 |
| 7.3.6 | Port D | 7-24 |
| 7.3.6.1 | PD0 (RxD) Pin Logic | 7-24 |
| 7.3.6.2 | PD1 (TxD) Pin Logic | 7-26 |
| 7.3.6.3 | PD2 (MISO) Pin Logic | 7-28 |
| 7.3.6.4 | PD3 (MOSI) Pin Logic | 7-29 |
| 7.3.6.5 | PD4 (SCK) Pin Logic | 7-31 |
| 7.3.6.6 | PD5 ($\overline{SS}$) Pin Logic | 7-33 |
| 7.3.6.7 | Idealized Port D Timing | 7-35 |
| 7.3.7 | Port E | 7-37 |
| 7.3.7.1 | Port E Pin Logic | 7-37 |
| 7.3.7.2 | Idealized Port E Timing | 7-38 |
| 7.4 | Handshake I/O Subsystem | 7-39 |
| 7.4.1 | Simple Strobe Mode | 7-39 |
| 7.4.1.1 | Port B Strobe Output | 7-39 |
| 7.4.1.2 | Port C Simple Latching Input | 7-40 |
| 7.4.2 | Full-Input Handshake Mode | 7-40 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 7.4.3 | Full-Output Handshake Mode | 7-41 |
| 7.4.3.1 | Normal Output Handshake | 7-42 |
| 7.4.3.2 | Three-State Variation of Output Handshake | 7-42 |
| 7.4.4 | Parallel I/O Control Register (PIOC) | 7-43 |
| 7.4.5 | Nonhandshake Uses of STRA and STRB Pins | 7-45 |
| | **Section 8** | |
| | **Synchronous Serial Peripheral Interface** | |
| 8.1 | SPI Transfer Formats | 8-1 |
| 8.1.1 | SPI Clock Phase and Polarity Controls | 8-1 |
| 8.1.2 | CPHA Equals Zero Transfer Format | 8-2 |
| 8.1.3 | CPHA Equals One Transfer Format | 8-2 |
| 8.2 | SPI Block Diagram | 8-3 |
| 8.3 | SPI Pin Signals | 8-4 |
| 8.4 | SPI Registers | 8-6 |
| 8.4.1 | Port D Data Direction Control Register (DDRD) | 8-6 |
| 8.4.2 | SPI Control Register (SPCR) | 8-7 |
| 8.4.3 | SPI Status Register (SPSR) | 8-8 |
| 8.5 | SPI System Errors | 8-9 |
| 8.5.1 | SPI Mode-Fault Error | 8-9 |
| 8.5.2 | SPI Write-Collision Errors | 8-10 |
| 8.6 | Beginning and Ending SPI Transfers | 8-11 |
| 8.6.1 | Transfer Beginning Period (Initiation Delay) | 8-11 |
| 8.6.2 | Transfer Ending Period | 8-11 |
| 8.7 | Transfers to Peripherals with Odd Word Lengths | 8-14 |
| 8.7.1 | Example 8-1: On-Chip SPI Driving an MC144110 D/A | 8-15 |
| 8.7.2 | Example 8-2: Software SPI Driving an MC144110 D/A | 8-15 |
| | **Section 9** | |
| | **Asynchronous Serial Communications Interface** | |
| 9.1 | General Description | 9-1 |
| 9.1.1 | Transmitter Block Diagram | 9-2 |
| 9.1.2 | Receiver Block Diagram | 9-3 |
| 9.2 | SCI Registers and Control Bits | 9-5 |
| 9.2.1 | Port D Related Registers and Control Bits (PORTD, DDRD, SPCR) | 9-6 |
| 9.2.2 | Baud-Rate Control Register (BAUD) | 9-7 |
| 9.2.3 | SCI Control Register 1 (SCCR1) | 9-9 |
| 9.2.4 | SCI Control Register 2 (SCCR2) | 9-9 |
| 9.2.5 | SCI Status Register (SCSR) | 9-11 |
| 9.2.6 | SCI Data Register (SCDR) | 9-14 |
| 9.3 | SCI Transmitter | 9-14 |
| 9.3.1 | Eight- and Nine-Bit Data Modes | 9-15 |
| 9.3.2 | Interrupts and Status Flags | 9-16 |
| 9.3.3 | Send Break | 9-16 |
| 9.3.4 | Queued Idle Character | 9-17 |

# TABLE OF CONTENTS (Continued)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 9.3.5 | Disabling the SCI Transmitter | 9-18 |
| 9.3.6 | TxD Pin Buffer Logic | 9-18 |
| 9.4 | SCI Receiver | 9-20 |
| 9.4.1 | Data Sampling Technique | 9-20 |
| 9.4.2 | Worst-Case Baud-Rate Mismatch | 9-25 |
| 9.4.3 | Double-Buffered Operation | 9-27 |
| 9.4.4 | Receive Status Flags and Interrupts | 9-27 |
| 9.4.5 | Receiver Wake-Up Operation | 9-28 |
| 9.4.5.1 | Idle-Line Wake Up | 9-28 |
| 9.4.5.2 | Address-Mark Wake Up | 9-28 |
| 9.5 | Baud-Rate Generator | 9-29 |
| 9.5.1 | Timing Chain Block Diagram | 9-29 |
| 9.5.2 | Baud Rates vs. Crystal Frequency | 9-29 |
| 9.6 | SCI Timing Details | 9-29 |
| 9.6.1 | Operation As Transmitter Is Enabled | 9-30 |
| 9.6.2 | TDRE and Transfers from SCDR to Transmit Shift Register | 9-32 |
| 9.6.3 | TC vs. Character Completion | 9-32 |
| 9.6.4 | RDRF Flag Setting vs. End of a Received Character | 9-33 |


## Section 10
## Main Timer and Real-Time Interrupt


| | | |
|---|---|---|
| 10.1 | General Description | 10-1 |
| 10.1.1 | Overall Timer Block Diagram | 10-2 |
| 10.1.2 | Input-Capture Concept | 10-2 |
| 10.1.3 | Output-Compare Concept | 10-4 |
| 10.2 | Free-Running Counter and Prescaler | 10-5 |
| 10.2.1 | Overall Clock Divider Structure | 10-5 |
| 10.2.1.1 | Prescaler | 10-7 |
| 10.2.1.2 | Overflow | 10-9 |
| 10.2.1.3 | Counter Bypass (Test Mode) | 10-10 |
| 10.2.2 | Real-Time Interrupt (RTI) Function | 10-11 |
| 10.2.3 | COP Watchdog Function | 10-13 |
| 10.2.4 | Tips for Clearing Timer Flags | 10-14 |
| 10.3 | Input-Capture Functions | 10-15 |
| 10.3.1 | Programmable Options | 10-16 |
| 10.3.2 | Using Input Capture to Measure Period and Frequency | 10-17 |
| 10.3.3 | Using Input Capture to Measure Pulse Width | 10-19 |
| 10.3.4 | Measuring Very Short Time Periods | 10-23 |
| 10.3.5 | Measuring Long Time Periods with Input Capture and Overflow | 10-23 |
| 10.3.6 | Establishing a Relationship between Software and an Event | 10-26 |
| 10.3.7 | Other Uses for Input-Capture Pins | 10-27 |
| 10.4 | Output-Compare Functions | 10-27 |
| 10.4.1 | Normal I/O Pin Control Using OC5–OC2 | 10-31 |
| 10.4.2 | Advanced I/O Pin Control Using OC1 | 10-33 |

# TABLE OF CONTENTS (Concluded)


| Paragraph Number | Title | Page Number |
|---|---|---|
| 10.4.2.1 | One Output Compare Controlling Up to Five Pins | 10-34 |
| 10.4.2.2 | Two Output Compares Controlling One Pin | 10-34 |
| 10.4.3 | Forced Output Compares | 10-36 |
| 10.5 | Timing Details for the Main Timer System | 10-37 |
| 10.6 | Listing of Timer Examples | 10-40 |
| | **Section 11 Pulse Accumulator** | |
| 11.1 | General Description | 11-1 |
| 11.1.1 | Pulse Accumulator Block Diagram | 11-2 |
| 11.1.2 | Pulse Accumulator Control and Status Registers | 11-3 |
| 11.2 | Event Counting Mode | 11-6 |
| 11.2.1 | Interrupting after N Events | 11-6 |
| 11.2.2 | Counting More Than 256 Events | 11-6 |
| 11.3 | Gated Time Accumulation Mode | 11-8 |
| 11.3.1 | Measuring Times Longer Than the Range of the 8-Bit Counter | 11-8 |
| 11.3.2 | Configuring for Interrupt after a Specified Time | 11-9 |
| 11.4 | Other Uses for the PAI Pin | 11-9 |
| 11.5 | Timing Details for the Pulse Accumulator | 11-9 |
| | **Section 12 Analog-To-Digital Converter System** | |
| 12.1 | Charge-Redistribution A/D | 12-1 |
| 12.2 | A/D Converter Implementation on MC68HC11A8 | 12-10 |
| 12.2.1 | MC68HC11A8 Successive-Approximation A/D Converter | 12-10 |
| 12.2.2 | A/D Charge Pump and Resistor-Capacitor (RC) Oscillator | 12-11 |
| 12.2.3 | MC68HC11A8 A/D System Control Logic | 12-13 |
| 12.2.4 | A/D Control/Status Register (ADCTL) | 12-13 |
| 12.2.5 | A/D Result Registers (ADR4–ADR1) | 12-15 |
| 12.3 | A/D Pin Connection Considertions | 12-16 |
| | **Appendix A Instruction Set Details** | |
| | **Appendix B Bootloader Listings** | |
| | **Index** | |